

	1
	1
	
1-1	
1-1	
1-	
1-	
1-	
1-	11
1-	1
1-	1
1-	1
1-	1
1-10	1
1-11	
1-1	
1-1	
1-1	
1-1	
1-1	0
1-1	
1-1	
	
	
-1	
-1	
-	0
-	1
-	
-	
-	
-	
-	1
-10	
-11	
-1	
-1	
-1	1
-1	
-1	
-1	
-1	
	0

[2014] 55

- 1.
- 2.
- 3.
- 4.

--

--

		1-1	1	1-1	1-1
		-1	1	-1	-1
		-1	1	-1	-1

1

I/O

C

/

Kei I C

2

1

/ /

Kei I C

MCU

/ /

2

6S ()

/

3

120

4

20		10	0	
				1
				2
		10		3
				4
			5	

10

5

30

ro

1



2

PCB

E

3

1




2

PCB
E

3

1




2

PCB
E

3

1




2

PCB

E

3

1



2


PCB

E

3

1

K1 D1 D2 D3 D4 K2 D5 D6 D7 D8 K3 8
 K4 8



2

PCB
E

3

1

K1 8



2



PCB
E

3

1

S1-S16

O-F



2

PCB

E



3

1

P3.2

9 0

1



2

PCB

E

3


1

1

P3.4

P3.4

D1



1

2

PCB
E



3

1

P3.7

1

P3.7



1

2

PCB
E

3

1

1

K1

D1

K2

D2



1

2

PCB

E

3

1


1

K1

K2 K3 K4

K1

" 1"



2

PCB

E

3

1

2



2

PCB

E

3

1

1

P3.6

P3.6



1

2

PCB


E

3

0

1

0.5S 0.5S



2

PCB

E

3

1

K1

D1-D4

K2

D5-D8



2

PCB

E

3

1

/ /

1

/ /

/ /

()

/

1 0

20		10			0	
			1			
		10	2			
			3			

			4	
			5	
30		10		
		5		
		5		
		10		
50		5		
		5	1 2	PCB
		10		
		15	1 2 3	
		15		

5

18

1



2

3

1



2

3

1



2

3

1




2

3

1



2



3

1

1	VBAT	VDD	64
2	PC13/ANT1	VSS	63
3	PC14/OSC32	PB9/TIM4_CH4/SDIO_D5	62
4	PC15/OSC32	PB8/TIM4_CH3/SDIO_D4	61
5	PD0/OSCIN	BOOT0	60
6	PD1/OSCOUT	BOOT1	59
7	NRES	PC7/TIM2_CH4/TIM4_CH2	58
8	PC0/ADC10	PB6 I2C1_SCL/TIM4_CH1	57
9	PC1/ADC11	PB5 I2C1_SMBA/SPI3_MOSI/I2S3_SD	56
10	PC2/ADC12	PB4 JNTRST/SPI3_MISO	55
11	PC3/ADC13	PB3 JTD0/SPI3_SCK/I2S3_CK	54
12	VSSA	PC2 U5_RX/TIM3_ETR/SDIO_CMD	53
13	VDDA	PC12 U5_TX/SDIO_CK	52
14	PA0 WKUP/ADC0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR	PC11 U4_RX/SDIO_D3	51
15	PA1/ADC1/TIM2_CH2/TIM5_CH2	PC10 U4_TX/SDIO_D2	50
16	PA2 U2_TX/ADC2/TIM2_CH3/TIM5_CH3	PA15 JTD1/SPI3_NSS/I2S3_WS	49
17	PA3 U2_RX/ADC3/TIM2_CH4/TIM5_CH4	PA14 JTCK/SWCLK	48
18	VSS	VDD	47
19	VDD	PA13 JTAG_SWDIO	VSS
20	PA4 SPI1_NSS/ADC4/DAC1	PA12 CAN_TX/USDP/TIM1_ETR	PA13 JTAG_SWDIO
21	PA5 SPI1_SCK/ADC5/DAC1	PA11 CAN_RX/USBD/TIM1_CH4	PA12 CAN_TX/USDP/TIM1_ETR
22	PA6 SPI1_MISO/ADC6/TIM2_CH1/TIM8_BKIN	PA10 J1_RX/TIM1_CH3	PA11 CAN_RX/USBD/TIM1_CH4
23	PA7 SPI1_MOSI/ADC7/TIM2_CH2/TIM8_CH1N	PA9 U1_TX/TIM1_CH2	PA10 J1_RX/TIM1_CH3
24	PC4/ADC14	PA8 TIM1_CH1/MCO	PA9 U1_TX/TIM1_CH2
25	PC5/ADC15	PC9/TIM5_CH4/SDIO_D1	PA8 TIM1_CH1/MCO
26	PB0/ADC8/TIM3_CH2/TIM2_CH2N	PC8/TIM5_CH3/SDIO_D0	PC9/TIM5_CH4/SDIO_D1
27	PB1/ADC9/TIM3_CH4/TIM2_CH2N	PC7 I2S5_MCK/TIM5_CH3/SDIO_D7	PC8/TIM5_CH3/SDIO_D0
28	PB2 BOOT1	PC6 I2S3_MCK/TIM5_CH1/SDIO_D8	PC7 I2S5_MCK/TIM5_CH3/SDIO_D7
29	PB10 U3_TX/I2C2_SCL	PB15 SPI2_MOSI/I2S2_SD/TIM7_CH1N	PC6 I2S3_MCK/TIM5_CH1/SDIO_D8
30	PB11 U3_RX/I2C2_SDA	PB14 SPI2_MISO/TIM7_CH2N	PB15 SPI2_MOSI/I2S2_SD/TIM7_CH1N
31	VSS	PB13 SPI2_SCK/I2S2_CK/TIM7_CH1N	PB14 SPI2_MISO/TIM7_CH2N
32	VDD	PB12 SPI2_NSS/I2S2_WS/I2C1_SMBA/TIM7_BKIN	PB13 SPI2_SCK/I2S2_CK/TIM7_CH1N

2

3

1



2

3



1

1	VBAT	VDD	64
2	PC13/ANT1	VSS	63
3	PC14/OSC32	PB9/TIM4_CH4/SDIO_D5	62
4	PC15/OSC32	PB8/TIM4_CH3/SDIO_D4	61
5	PD0/OSCIN		
6	PD1/OSCOUT		
7	NRS		
8	PC0 ADC10		
9	PC1 ADC11		
10	PC2 ADC12		
11	PC3 ADC13		
12	VSSA		
13	VDDA		
14	PA0 WKUP ADC0/TIM2_CH1 ETR/TIM5_CH1/TIM8_ETR		
15	PA1 ADC1/TIM2_CH2/TIM5_CH2		
16	PA2 I2C1_TX/ADC2/TIM2_CH3/TIM5_CH3		
17	PA3 I2C1_RX/ADC3/TIM2_CH4/TIM5_CH4		
18	VSS		
19	VDD		
20	PA4 SPI1_NSS/ADC4/DAC1		
21	PA5 SPI1_SCK/ADC5/DAC2		
22	PA6 SPI1_MISO/ADC6/TIM2_CH1/TIM2_BKIN		
23	PA7 SPI1_MOSI/ADC7/TIM2_CH2/TIM2_CHN		
24	PC4 ADC14		
25	PC5 ADC15		
26	PE0 ADC2/TIM3_CH2/TIM8_CH2N		
27	PE1 ADC9/TIM3_CH4/TIM8_CH3N		
28	PB2 BOOT1		
29	PE10 I2C3_TX/I2C2_SCL		
30	PE11 I2C3_RX/I2C2_SDA		
31	VSS		
32	VDD		
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			

2

3

1




2


3

-

1



2



3



-

1



2

m





2

3

-

1





2

3

-


1



2

3

-



2

3

-

1



2

3





2

3

-

1



2

3

-

1

1

/ /

.0

/ /

()

/

1 0

20		10			0	
			6			
			7			
		10	8			
			9			

			10	
30				
		10		
		10		
50				
		10		


5

18

1
2

20sp

RGB #FF0000



3 :

2
1




3 :

1

2

1

2




3

:

TextView

2

1



3

1

2



3

2

1

2



3

1


1 1 1 1

2

1

2

1 1 1 1



3

1

2

1



3

1

2

1

2



3

1

2

1

2




3

1

2

1



3

1

LED


2

1

2

3

TextView LED



3

1

LED



2

1

2

3

TextView LED



3

1

LED



2

1

2

3

TextView LED



3

1

LED

2

1

2

3

4

TextVi ew



3

1

LED

2

1

2

3

4

ImageView

30dp*30dp




3

1

2

1

2



3

1

2

1

2



3